Microstructure distribution along the trench depth direction of nano-scale copper interconnects was studied as a function of plating material purity. It was shown that, after annealing in the lower region of the trench, the Cu wire fabricated by the additive-free process has 13% larger grains and 80% lower ratio of small grains (less than 45 nm) than the wire fabricated by the high-purity process, and 25% larger grains and 92% lower ratio of small grains than the wire fabricated by the low-purity process. The grain size distribution in the trench depth direction for the Cu wire plated without additives was much more uniform than that plated with additives.
Introduction
Copper has been extensively used as the interconnect material for advanced ultra-large scale integrations (ULSIs) due to its low electrical resistivity and high stability against electro-migration.
1) The underlying microstructure and texture of the copper wire significantly affect service properties of the ULSIs. 2, 3) This is especially the case when wire width approaches the nano-scale range (¯100 nm) and electron scattering on grain boundaries, 4, 5) especially at very small grain boundaries in the lower region of a trench, 6) becomes an important factor. Therefore, in order to achieve low resistivity, it is necessary to reduce grain boundaries by a uniform grain coarsening process in the trench depth direction.
The grain growth in such narrow wire is believed to be substantially influenced by the trench geometry, as well as annealing conditions and impurity content.
79) According to Harper et al., 10) the impurities may preferentially concentrate at grain boundaries thus inhibiting grain growth. An obvious way to overcome this problem is minimization of impurity levels in plating material.
Previously, 11) it was shown that the wires fabricated by using high-purity 6N 12) -electrolyte and 9N-anode are characterized by a sufficiently lower resistivity than the wires manufactured by a conventional process (3N-electrolyte and 4N-anode). It was also found that the effect of the electrolyte purity was much more pronounced than that of the purity of the anode. 12) An additional consideration arises from the fact that the additives used to enhance the filling capability in narrow trenches also introduce impurities into Cu wires. Hence, if the trench can be filled with Cu without additives, it would be expected to further enhance grain growth, especially in the lower region of the trench, and to reduce the resistivity by being able to use additive-free plating. Substantial resistivity reduction was confirmed using 100 nm wide Cu wires. 13) However, microstructures, i.e., grain size distributions and textures as a function of trench depth in the Cu wires less than 100 nm wide were not clarified in comparison with those of Cu wires formed by plating with additives.
The present work was focused on the characterization of microstructure and texture in the nano-scale Cu wire as a function of purity of plating material and trench depth. Attempting to provide a fundamental insight into the microstructure, high-resolution electron backscatter diffraction (EBSD) combined with a sophisticated chemical mechanical polishing (CMP) technique was used for microstructural and textural observations.
Experimental Procedure
The damascene trenches with 80 nm width and 200 nm height were patterned into SiO 2 /Si film by electron beam lithography and reactive ion etching. An ultra-thin TaN/Ta (7.5 nm/7.5 nm) barrier layer and a 50 nm thick Cu seed layer were deposited onto the trenches. Figure 1(a) shows a schematic drawing of the trench structure. The reference directions used in this study were denoted as the normal direction (ND), transversal direction (TD) and longitudinal direction (LD).
Cu was deposited into the trenches by three types of electroplating processes.
(1) Low-purity process: DC electroplating process at a current density of 5 mA/cm 2 and conventional purity plating materials (3N-CuSO 4 ·5H 2 O electrolyte and 4N-Cu anode, abbreviated as 3N/4N) were used. Additives consisting of organic accelerator, organic suppressor and organic leveler were added to solution to enhance the filling capability. (2) High-purity process: the same as process (1), but high purity plating materials (6N-CuSO 4 ·5H 2 O electrolyte and 8N-Cu anode, 6N/8N) were used. (3) Additive-free process: pulse electroplating process and 6N/8N plating materials were used, and without additives in the electrolyte. The pulse waves we used are shown in Fig. 1(b) . The electroplated Cu films were 300 nm thick. After deposition, specimens were immediately annealed at 573 K for 10 min by the IR-RTA (infrared-rapid thermal annealing) method. The heating rate was 1.7 K/s. 
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To investigate the microstructure distribution in the thickness direction of the lines, the annealed specimens were polished down to three selected heights (200, 100 and 50 nm) by using the CMP technique, as illustrated in Fig. 2 . (4) respectively show Cu wires after removal of 100 and 150 nm depths by CMP. Hereafter, these are referred to as Cu wires with 200, 100 and 50 nm heights, respectively. Microstructural observations were done mainly by EBSD using the Hitachi S-4300SE field emission gun scanning electron microscope (FE-SEM) equipped with the TSL OIM· EBSD system. Figure 3 shows cross-sectional SEM images of 80 nm wide Cu wires after annealing and with the heights of 200, 150 and 50 nm formed by CMP. It can be seen that the trenches were entirely filled with Cu by additive-free process. Figure 4 illustrated the grain structure at three different heights of the Cu wires formed with low-purity, high-purity and additive-free processes. The EBSD maps were acquired with a scan step size of 30 nm. To improve reliability of EBSD data, all the maps were preprocessed by an imagequality selection option and a standard grain-dilation option of the TSL software. The grain tolerance angle was set as 5°. These procedures eliminated the grains with low diffraction and small size (less than 3 pixels) from the EBSD data set. The final obtained EBSD maps shown in Fig. 4 contain the "copper wire" data only, and the inter-trench spaces appear as black due to their amorphous structures (low image-quality).
Results and Discussion
In these EBSD maps, individual grains are colored according to their crystallographic orientation relative to the ND; the color code triangle is shown in the bottom right corner.
In all cases, the grains typically span across the entire line width thus producing a bamboo-like structure. It is worth noting that the grains at the 50 nm height have smaller grain size and different preferential crystallographic orientation compared to the grains at 100 and 200 nm heights of Cu wire.
The grain size were calculated by TSL software from the EBSD maps using a method that assumed each grain to be a circle and the equivalent grain diameters were calculated (socalled grain reconstruction method). The grain size distribution was plotted as the lognormal distribution function: 14) fðD; ®; ·Þ
where D is the grain size, ® is the median grain size value, and · is a parameter related to the scattering width. The results are shown in Fig. 5 . Ratios of grains with diameters less than 45 nm are also shown. 45 nm is about the mean free path of Cu, and these grains will significantly raise the Cu resistivity. The numbers of grains below 45 nm were counted by the TSL software, and then the ratios of these grains were calculated. These values correspond to the area fraction under the lognormal fitting curves with grain sizes less than 45 nm. It can be seen in Fig. 5 that with decreasing wire heights from 200 to 50 nm, the median grain sizes decrease and the ratios of grains below 45 nm increase for all the processes, and with increasing purity of plating materials, the median grain sizes increase and the ratios of grains below 45 nm decrease. The median grain sizes are summarized in Fig. 6 . For all the processes, grain sizes at the 50 nm height are much smaller than those at the 200 and 100 nm heights. This indicates that the grain growth is relatively difficult at the lower height. One of the possible explanations for this phenomenon is the grain growth in the lower region is restricted by both the bottom and sidewalls, while in the higher region growth is restricted only by the side walls.
Comparing the grain sizes for these three processes, at both 200 and 100 nm heights, shows the grain sizes are broadly similar to each other. At the 50 nm height, however, for the Cu wire formed with the high-purity process, grain size is 13% larger than that for the Cu wire formed with the lowpurity process, and for the Cu wire formed with the additivefree process, it is 25% larger than that for the Cu wire formed with the low-purity process. Furthermore, the ratios of small grains with diameters less than 45 are shown in Fig. 7 . It is also clear that the decreasing trend of the ratio with increasing purity is much more remarkably seen at the 50 nm height than at 200 and 100 nm heights. The ratio of small grains for the Cu wire formed with the high-purity process is about 50% lower than that for the Cu wire formed with the low-purity process, and for the additive-free process, it is 92% lower than that for the lowpurity process. This result corresponds to the fact that resistivities of Cu wires formed by additive-free plating are substantially lower than those of Cu wires formed by plating with additives. 13) This effect may be explained as the high purity of plating materials reduces the segregation of impurities such as O, Cl and S 8, 11, 15, 16) at the grain boundaries and decreases the ratio of defects which would depress the grain growth and introduce random orientation. The present study, however, provides the new, important result that the effect of purity of plating materials on grain growth is more significant in the lower region of the trench than that in other regions. This means that the additive-free process results in much more uniform grain coarsening during annealing and contributes to a uniform grain size distribution in the depth direction of the trenches.
To illustrate the texture distribution within the Cu wires, the fraction of h111i oriented grains derived from EBSD maps were arranged as parallel to the ND and TD and are summarized in Fig. 8 . For both the processes with additives in the electrolyte (low-purity process and high-purity process), the grains at the 50 nm height of Cu wire are oriented such that h111i direction is nearly parallel to the ND; this indicates that the {111} plane tends to align with the bottom surface. On the other hand, the grains at 200 and 100 nm height of Cu wire are oriented such that the h111i direction is nearly parallel to the TD; this indicates the alignment of the {111} planes with the trench sidewalls. These observations indicate that at the 50 nm height, the bottom up Cu growth is more dominant than growth from the sidewalls; however, at 200 and 100 nm heights, Cu grain growth from the sidewalls is more dominant than growth from the bottom of the trench. Based on the above results, a schematic drawing is given in Fig. 9(a) . In this figure, the thickness of the arrows corresponds to the trend of crystal Ratio of grains below 45 nm (%) Fig. 7 The ratio of grains below 45 nm for Cu wires formed with lowpurity, high-purity and additive-free processes. growth, i.e., the thicker the arrow, the easier to crystal growth. It may be concluded that the grain nucleation mechanism alters with the trench depth. The texture distributions are broadly similar in Cu wires plated with the two processes having additives in the electrolyte; however the distribution in Cu wires plated without additives differs from them. At 200 and 100 nm heights, the grains orient as the h111i direction parallel to the TD, which is the same as in the wires obtained by the processes with additives; however, the fraction of h111i oriented grains for the additive-free process is much higher than the fractions for the other two processes, especially at the 200 nm height, more than 90% of the grains are oriented as h111i // TD. On the other hand, at the 50 nm height, the fractions of h111i oriented grains both parallel to ND and parallel to TD are very low. This indicates that for the additive-free process the orientation is random at the 50 nm height of Cu wire. This effect may be explained in terms of grain coarsening in the lower region of the trench. This is illustrated in the schematic drawing of Fig. 9(b) .
Therefore, the observed results that the {111} plane is aligned with a substrate surface (either the sidewalls or bottom plane) and that there is random orientation in the lower region for the Cu wire plated without additives are most likely associated with minimization of interface energy.
Conclusions
In this work, the EBSD technique was employed to study the effect of plating material purity on microstructure of the nano-scale Cu wires. The grain size distribution and texture distribution of Cu wires formed with low-purity, high-purity and additive-free processes were investigated as a function of trench depth. The influence of plating material purity on microstructures was found to be remarkable at the 50 nm height of Cu wire. After annealing, the Cu wire fabricated by the additive-free process had 13% larger grains and 80% lower ratio of small grains (less than 45 nm) than wire fabricated by the high-purity process, and 25% larger grains and 92% lower ratio of small grains than wire fabricated by the low-purity process. The grain size distribution in the trench depth direction for the Cu wire plated without additives was much more uniform than that plated with additives. However, h111i orientation in the lower region of the trench of the Cu wire formed with the additive-free process was found to be more random compared to that plated with additives. 
